StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Laleh

Rating
1496.95 (3,995,833rd)

Reputation
415 (317,390th)

Page: 1

Title	Δ
Verilog error signal has multiple drivers	0.00
Verilog Syntax Error with endmodule	-4.12
Unable to connect data wire between two submodules in verilog	+4.03
Verilog syntax error after if control statement	0.00
SystemVerilog Error: variable written by continuous and procedural...	0.00
error in verilog code of object on left side should be assigned a v...	0.00
Implementing a 4 bit counter using D flipflop.in Verilog	0.00
How to handle bidirectional pin (inout) in a verilog task	0.00
Writing to file whenever signal turns to 1	+3.91
SystemVerilog Instantiated Modules Share Inputs When They Shouldn&#...	0.00
Whether $display syntax works during post-route simulation in veril...	-0.03
Not getting simulated output for an error free verilog code	0.00
why isn't my verilog clock pulse counter working?	0.00
self-triggered always block using delay	0.00
Error (10818): Can't infer register because it does not hold it...	0.00
Generate random number in min max range verilog	+4.08
Error while checking syntax	0.00
D-latch with both asynchro and synchro resetting in VHDL	0.00
CIN, COUT Undelcared Identifier	-0.07
1mpl3m3nt vector stack & output a stored&counted item	-3.06
I want to perform a multi-set intersection using C++	0.00
Stuck in implementing a method for mapping symbols to an interval -...	-3.87
Xilinx device specific primitives	-3.93