StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Roman

Rating
1497.20 (3,976,657th)

Reputation
350 (364,023rd)

Page: 1

Title	Δ
VHDL process parallelism	+4.11
verilog flop RTL simulation	0.00
VHDL Testbench simulation only show three clk cycle	0.00
Unable to correctly fill array with random data	+0.10
Is integer and real variables are synthesized or not in fpga?	0.00
Not able write all 32 lines of output in the output file in verilog	+0.56
Error: /..integrator.vhd(47): near "process": (vcom-1576)...	0.00
Errors:TopLevel vhdl on Modelsim	0.00
making Arithmetic in verilog (sign extension) edited	0.00
Real-life use of SLA operator in VHDL	-3.92
Creating a custom pcore for Xilinx ISE 14.7?	0.00
What type of variable shift operator needs in SystemVerilog?	-3.58
Running into errors while trying to move signal to external module	0.00
How to convert big integers to smaller integers in vhdl?	-4.09
Integer Range to vector	0.00
Not able to link verilog modules	0.00
getting error for VHDL shift_left operation	+4.00