StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Silicon1602

Rating
1513.66 (50,006th)

Reputation
141 (577,901st)

Page: 1

Title	Δ
Assigning x (dont care) to a register reset value or combinatorical...	0.00
What logic will be created if variables in the sensitivity list are...	0.00
Getting error for verilog code for 8x9 FIFO memory?	0.00
Warning:Instantiation depth might indicate recursion in ModelSim	+4.12
Defining different parameter value for simulation and synthesis	+3.99
What does this {} means after parameter in verilog?	0.00
systemverilog unpacked array concatenation	+4.39
Why does port size doesn't match here in Verilog (16-bit CarryS...	0.00
In SystemVerilog, what does (.*) mean?	+4.29
Verilog Adder testbench	0.00
what will be a good way to write 10bits decoder?	0.00
Passing parameters to a Verilog function	+3.98
Output of D flip-flop not as expected	0.00
Incomplete assignment and latches	0.00
Verilog Syntax unable to understand	0.00
Verilog LED Blinking no syntax errors. why it is not blinking	-3.77
What is the maximum wire bit-width in verilog/system verilog	-1.20
How to pass a string variable(Not a string literal) to $dumpfile sy...	0.00
soft constraints not working properly for a bit variable	0.00
Can gate level verilog and behavioral Verilog be mixed?	0.00
ModelSim simulation outcome doesnt match with the logic of my multi...	0.00
Why is wire variable causing illegal left-hand side in continuous a...	-1.96
How do I implement the overflow code? I do not know what's wrong	0.00
Default value for unreachable states in FSM	0.00
Understanding a simple round-robin arbiter verilog code	+3.79
problem during initiation of a module in another module	0.00
SystemVerilog conditional statement syntax error	0.00
Clock type in SC_CTHREAD	0.00
nmap to scan MAC address for remote machine by non-ROOT user	-3.97
How to identify device (linux, unix(s))	0.00
sc_spawn and other process [SystemC]	0.00
assign sc_logic to sc_lv[i] - SystemC	0.00