StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Peter Bennett

Rating
1504.65 (150,332nd)

Reputation
565 (247,588th)

Page: 1

Title	Δ
VHDL change CLK speed	0.00
VHDL K.I.T.T. Scanner	0.00
VHDL Code for State Machine	0.00
VHDL Counter result giving X	-2.80
Latch signal without delay	+2.13
constant drivers for net, vhdl shiftreg	0.00
calculate (and validate) ethernet FCS (crc32) in vhdl	+4.49
If Statement VHDL	-3.76
VHDL output declarations with State machine	0.00
Simple adding don't work, timming issue	-3.67
Integer to real conversion function	0.00
python playing music with pyglet and gui	-0.19
In VHDL when is the right time to use a Process statement?	+4.27
Count black spots in an image - iPhone - Objective C	+4.18