StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

am9417

Rating
1504.36 (162,969th)

Reputation
442 (301,533rd)

Page: 1

Title	Δ
vhdl signed and unsigned type endianess	-3.63
Border inside a Grid containing GridSplitter-s overlaps all followi...	0.00
Type error resolving infix expression "or" as type std.ST...	0.00
Easy Count-Down Counters Integer vs Unsigned	0.00
How to calculate the number of bits needed for an std_logic_vector...	+3.95
TestBench for Bitwise Operators	0.00
Call method in main thread after timertask completes	0.00
Robot Framework custom keyword only in Test Setup	0.00
How can I solve the errors of my code in VHDL?	0.00
How does the shift register work in binary to bcd conversion	0.00
tic tac toe vhdl student project	0.00
VHDL assigning bit inputs to bit vector	-0.09
VHDL/vivado syntax errors	0.00
Can anyone explain why the JUnit test is giving an error?	0.00
Hashmap Entries don't get into Columns	+4.00
Method not working on all elements of array	-1.95
Add JButton array to a JPanel (buttons not visible)	+4.02
Create multiple sub dictionaries from a nested dictionary	+1.83
How to set classpath for current directory in Java?	+1.65
Polish special letters not available while using Apache FOP	0.00
How to update only a property in an observable collection from thre...	-3.63
VHDL testbench for a device that uses two previously defined and te...	-1.80
Python : Reproduce the encoding of a filezillaserver password	0.00
Unchecked conversion warning of List	0.00
Unzip nested jar files java	0.00
Responsive Font Size Java	0.00
How to add retrieved data of database in JList Swing?	0.00
Keep only letters in a string?	0.00
WPF SetParent throwing an ArithmeticException	0.00