StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Tricky

Rating
1522.27 (27,858th)

Reputation
526 (262,531st)

Page: 1 2

Title	Δ
in VHDL how to check if UNSIGNED(8 downto 0) is UNINITIALIZED or UN...	0.00
vhdl package export symbols it includes from another package	+3.73
VHDL: convert Loop variable to string and pass to GENERIC	0.00
vhdl functions/procedures constant arguments	0.00
Parameterize an element in a record that is used in a port	+3.99
VHDL Confusion using concurrent code and sequential code	+0.27
Initializing arrays in VHDL: How exactly does it work?	0.00
false result when adding two unsigned (8-bit) and storing the resul...	0.00
How to extend a record type while remaining backwards compatible wi...	0.00
Counting down unsigned numbers is missing the 9 and 8 every 10	0.00
VHDL how do i iterate over all elements in a record	0.00
Is there a function in vhdl to check whether a port is connected or...	0.00
VHDL check if string is empty	0.00
Non-static loop limit exceeded in Xilinx	0.00
What is the point of a subtype when a type can be constrained?	+4.33
Data types in VHDL	0.00
Are multiple non-nested if statements inside a VHDL process a bad p...	0.00
VHDL with-select error expecting "(", or an identifier or...	0.00
(vhdl) expected type = current type type error	0.00
endfile not detected in the VHDL testbench in modelsim, the testben...	0.00
VHDL No drivers exist on out port	0.00
Custom types vhdl in port declaration	0.00
Enforce string as member of set in VHDL metaprogramming	0.00
How to conect 2D array in port map in vhdl v93 or v2002	0.00
Multi-dimensional alias in VHDL	0.00
Can the VHDL image attribute be invoked on a generic type?	0.00
case? VHDL2008 matching case statement	+3.93
How to check values of signals at all component hierarchy levels in...	0.00
Generic clock divider in VHDL	0.00
Disjoint ranges in VHDL	+0.43
My code VHDL compiles,but I don't get the expected result in th...	-0.11
include VHDL package in SystemVerilog Testbench	0.00
VHDL null file handle	-4.10
Does if generate support else?	0.00
Can we write to two signals from a port map statement?	0.00
Found '0' definitions of operator "=", cannot det...	0.00
VHDL: how to represent signed/unsigned as integer string when >3...	+4.05
How to connect ports to a Bus properly in VHDL?	0.00
Can I aggregate signals in an alias over multiple module instances?	0.00
Need help about variable declaration in VHDL	-0.03
Driving record elements through procedures from different processes...	-2.52
How can we assign different signals to a single integer value?	+1.93
Multidimensional array partial assignment in VHDL	0.00
Slice from a matrix to a vector in VHDL2008	-3.93
Blocking Assignments on SIGNALS in VHDL	-0.21
How to emulating C++ classes in VHDL-2008 or above	+2.18
In VHDL-2008, how to format "real" similar to "%f&qu...	0.00
How to convert std_logic to unsigned in an expression	0.00
How to use a 'case' in VHDL blocks	0.00
vhdl equivalent for initial block in verilog	+0.43