StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

vermaete

Rating
1488.56 (4,436,385th)

Reputation
1,002 (154,545th)

Page: 1

Title	Δ
Error when running <petalinux-build -s> in <Zynq UltraScal...	0.00
nothing provides /bin/env needed by foo	0.00
How to install libgpiod binary in /usr/bin in yocto operating system?	0.00
How to Checkout local SVN repo using yocto recipe	0.00
#include <botan/botan.h> no such file or directory in Yocto c...	0.00
How to set a root password in yocto which has dollar($) symbol	0.00
ERRORS while building asterisk using meta-telephony layer	0.00
Extracting particular executable from Yocto build files	0.00
About yocto /etc/os-release versioning	+4.18
What does _git mean in the context of bbappend recipes?	0.00
bitbake populate_sdk for image fails with error	0.00
Error compiling gstreamer app in petalinux	-3.91
python easy_install pylint Error: The system cannot find the file s...	+0.24
Setting the vector length in systemc with a received parameter	0.00
FPGA netlist parser	-3.85
Trying to implement spi bus in vhdl	+0.10
development image processing operator on FPGA	0.00
VLSI: Registers automation	0.00
VHDL code not interfacing with testbench correctly	-1.63
xilinx: Failed executing Tcl generator during memory synthesis	0.00
What is the best way to check whether a signal is a valid one in Sy...	0.00
How to launch Xilinx ISE Web Pack under Ubuntu?	0.00
VHDL: Create finite state machine from logic expressions	-1.98
reading a VHDL output through PLB bus by using Microblaze c code	+0.20
VHDL Clock Divider: Counter - Duty Cycle	0.00
VHDL: Add list of numbers using loop	+0.10
ghdl floating point exception 8	0.00
type conversion can not have aggregate operand (error in modelsim)	0.00
Arithmetic operations on integers in vhdl	0.00
verilog to FSM convert	+4.16
How to: multidimensional arrays in vhdl	+4.32
Is it possible to create an IP address radix in modelsim?	0.00
Get memory dump in ModelSim (periodical)	0.00
Mod error due to input vector in vhdl	-1.72
How to generate a 78MHz clock	0.00
VHDL for loop type error and shift error	+4.39
VHDL/ModelSim - Could Not Find Entity	0.00
VHDL If Statement Syntax Error	-3.47
Instantiation of a module in verilog	+0.60
how to use alias commands in vhdl	0.00
Concatenation in Verilog seemingly not using full width	-3.93
VHDL std_logic_vector conversion to signed and unsigned with numeri...	-3.56
Connect components without signals	-1.78
Generate State Machine graph from VHDL code?	-3.91