StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

vipin

Rating
1504.19 (174,778th) 		Reputation
979 (157,466th)
Page: 1
Title Δ
Extract multiple integers from a String in Kotlin -0.14
Not all Attributes are available for changing programmatically in A... 0.00
Plotting data dynamically in the Matlab figure 0.00
linking an output from on entity to the input of another entity 0.00
I want to update inputs in verilog 0.00
VHDL Counter returning 'X', unknown value 0.00
Verilog Difference Between Regular wire and wire[] + Period in fron... 0.00
Simple oscillator in VHDL 0.00
Maximum path delay in a simple combinational circuit 0.00
Read line from file every clock in verilog or systemverilog +4.97
verilog why sign_out[3:0] <= -3'sb111*sign_in[3:0] RHS synth... 0.00
CPLD VHDL Frequency Meter 0.00
"after" not working in Modelsim +4.08
Carry/Borrow in VHDL ALU -3.85
Audio delay of 0.25, i'm not sure which part is wrong +4.06
VHDL Convert 8bit Number to hexadecimal 0.00
VHDL Coding: 10 bit Decimal conversion to BCD is it possible? +0.06
FIFO almost full and empty conditions Verilog 0.00
how to write code for this? 0.00
Undefined output of Ring Counter Test waveform -3.82
Implement VHDL/Verilog only using lookup tables in Xilinx ISE -3.95
downto vs. to in VHDL +4.60
Why some ARM instructions do not use barrel shifter? -3.16
How can I check if a VHDL Integer is even or odd? +1.36
software simulator to practice vhdl 0.00
Binary numbers with the same quantity of 0s and 1s 0.00