StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

pc3e

Rating
1478.05 (4,503,431st)

Reputation
799 (186,491st)

Page: 1

Title	Δ
Array needs an array index here on always @(my_array) block (Implem...	0.00
How would you write a SystemVerilog Function that adds an even pari...	0.00
Unexpected waveform is coming out, designing CPU	0.00
Making a vector of wires have the same value as one wire	-3.72
System Verilog code for upcounter with synchronous reset that count...	0.00
State machine transitions to impossible state on Signal Tap	0.00
Quartus Prime compilation ROM	0.00
What is the component for if-clause in digital logic?	+0.21
state transitions dependent upon input event VHDL	+0.45
How to know if vector is undefined	+0.10
Using If condition to do "something" once every 10 clock...	0.00
event and transaction in vhdl(timing diagram)	0.00
Using To_signed VHDL, "No feasible entries for subprogram To_s...	0.00
Distinguishing between the hold and release of a modifier key betwe...	-2.91
vhdl compare new input with old input	+4.20
Comprehensive list of RTL pragma directive triggers	-3.26
Python telnet works in command line but not in script	0.00
Is it possible to create a HW based synthesizer for RTL?	-3.70
How to break apart an Integer in VHDL?	0.00
Why do we use functions in VHDL	-3.26
State management in VHDL FSMs	-1.60
VHDL - Resizing port size after computed generic parameter	0.00
VHDL: use the length of an integer generic to determine number of s...	+0.24
In a structural VHDL ROM, how can I have multiple word lines drive...	-3.66
Is it possible to write verification procedures on simulations in M...	0.00
What causes "Data type not implemented for operator 'COMPARE'&...	+2.27
Latch signal without delay	-3.71
VHDL Casting Error	+0.03
Good Practice (for FSMs): BUSY or IDLE	-3.64
ModelSim PE Student Edition 10.1c (STD_LOGIC error)	0.00