StackRating
An Elo-based rating system for Stack Overflow
Answers and rating deltas for
VHDL - Why a delay of 1 clock period in simple counter
| Author | Votes | Δ |
|---|---|---|
| user_1818839 | 3 | +3.39 |
| Aki Suihkonen | 2 | -0.26 |
Last visited: Sep 14, 2014, 5:07:29 AM