StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

In synthesizable verilog, can we use assign statement in generate block?

Author Votes Δ
ngwilliams 0 +0.08
Akaberto 0 +0.01
Morgan 0 -0.01
Last visited: Sep 14, 2014, 5:07:29 AM