StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Verilog HDL syntax error near text "for"; expecting "endmodule"
Author
Votes
Δ
Ari
1
+4.37
Greg
0
-0.55
Last visited: Sep 14, 2014, 5:07:29 AM