StackRating
An Elo-based rating system for Stack Overflow
Answers and rating deltas for
SystemVerilog: How to model clock period of 0.5ns given 1ns `timescale precision
| Author | Votes | Δ |
|---|---|---|
| dave_59 | 0 | 0.00 |
Last visited: Nov 20, 2015, 5:47:53 AM