StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 2 3 ... 27

Title	Δ
How do I remove the errors in the following code:	0.00
SV Assertion: Check Signal is High for a particular State and does...	0.00
SystemVerilog Merging Events	-2.34
writing more variables (intern signals of circuit)from Verilog modu...	0.00
AMBA AHB protocol wrap address using SV randomazation	0.00
SystemVerilog concatenation assignment is incorrect	-1.35
Constrain random 10-bit such that there won't be 7 consecutive...	+2.35
How do I pass multiple clocking blocks with different polariy from...	-2.02
question mark ? in verilog support multi bit select signal?	0.00
Verilog array offset	0.00
How can I do more accurate calculation ln(1+x) in verliog	+0.42
DPI-C export of a task defined inside a SystemVerilog class	0.00
SystemVerilog calculations right before writing to clocking block	0.00
How to make an array with all the enum values in system verilog?	-2.37
I don't understand this define macro with replication	+0.35
verilog module renaming using precompiler	0.00
systemverilog name conflict between imported packages	-0.27
Using `define inside Case statement not working	0.00
Verilog parameters with parametric width	0.00
How to count in system verilog?	0.00
Get the size of an interface in systemverilog	0.00
Verilog changing the size of right hand side	0.00
Functional Coverage - bin that collects all values that are not col...	0.00
System Verilog parameterize Module Name	0.00
Parameterizing the Bit Widths of fields in a packed struct so that...	-0.09
Hazards in the wave in systemverilog	0.00
How to test if a 3-bit bus has the first bit set on 1 - verilog	0.00
Using a specify block to code a clock to output hold time?	0.00
When are newline characters significant in Verilog compiler directi...	0.00
Using SVA, how can we write a property to check that we are not get...	0.00
ModelSim 10.5 All Optimizations are Disabled Error	0.00
How to ignore specific covergroup instances of a multi dimensional...	0.00
Wait trigger data only catching the first event	0.00
Logical && versus bitwise & in Verilog	0.00
UVM end of test	0.00
Recursively compile files in a directory using Modelsim and a TCL s...	+2.11
what is the type of '0 as opposed to 'b0 in systemverilog?	-2.39
SystemVerilog UVM Hello World Testbench error: expecting an '=&...	0.00
Illegal concatenation of an unsized constant	+1.63
When the name of bus is only used instead of [a:b], does vivado con...	0.00
Is a struct packed allowed to be used in ports?	0.00
Best way to instantiate grid of processing elements in Verilog / Sy...	0.00
Can posedge in verilog be used only on clock?	-2.40
Bit slicing with variable width in SystemVerilog	-1.23
Index out of range error in Verilog, although the register is decla...	0.00
Cross coverage inheriting iff clause of coverpoint	0.00
Null item error when placing factory registration within a function	0.00
Unpacking a vector into an array of a certain bit width	0.00
SV ERROR: driven via a port connection, is multiply driven	0.00
verilog bit select of concatenation	-0.05