StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 2 3 4 ... 27

Title	Δ
Verilog code for Multiply and Accumulate (MAC): Error: (vish-4014)...	0.00
Verilog random function with toggling	0.00
What is the difference between using assign and always block for co...	+1.60
Hierarchical paths to access local variables in bind files?	0.00
SystemVerilog always @ sequence	0.00
Add ignore_bins To Already Defined Coverpoints	0.00
System verilog constraint for uniform address pattern	0.00
why I get syntax error near "'" so many time?	0.00
Idiom for detecting sequence of rising/falling edges in systemverilog	0.00
How can I reduce a lvalue bus without an extra signal?	0.00
Concatenating unbounded signals in Verilog, (Synthesizable)	0.00
Wildcard operator in system verilog and its synthesizability	+0.40
why are icarus verilog specify times not respected?	0.00
verilog: signed multiplication not working properly	0.00
Why is logic right shift behaving like arithmetic right shift in th...	0.00
Verilog Parameter & using \r\n	0.00
Slicing of two dimensions in SystemVerilog	0.00
If use 'function' to calculate 'parameter' will lea...	0.00
Linting: Comparing Verilog Parameter and Constant String	-0.24
inout port with real datatype in systemverilog	-2.46
Maximum value of 1 bit hexadecimal	-0.10
Verilog Include File Conditionally	-0.47
Evaluation of SystemVerilog assign statements in RTL simulation	0.00
Is it possible to create separate bin for each cross product in a c...	0.00
Splitting inout array into multiple inout signals in verilog	+1.97
Verilog: More efficient way to use ternary operator	+1.05
how to write a coverpoint to check a signal is on after a particula...	0.00
coverpoint to check if 2 signals are active at the same time	0.00
SystemVerilog, if-statements order inside an always_comb block	-0.09
Writing a Verilog function to Locate the index of the first one on...	+0.41
what is the the difference between Dataflow model and RTL style cod...	0.00
What is Verilog's default value for unspecified higher bits in...	0.00
\|-> meaning in systemverilog	0.00
Unsigned expression used with signed expression in assignment	0.00
System Verilog Enum Type Assignment	0.00
What is the difference between SDF Annotation and SDF back annotati...	0.00
Performing arithmetic on parameters to initialize other constants	0.00
Assigning values to parametrized arrays in Verilog	-0.60
-svinputport option in modelsim	0.00
SystemVerilog: Are dynamic arrays (inside classes) guaranteed to be...	0.00
.sum() and .max() not included in Systemverilog?	0.00
How can i list all hierarcheis of modules/submodules in verilog/sys...	0.00
Same sequence to multiple sequencers in UVM	0.00
UVM compile fail if "abc_seq_item m_tx;" is not the first...	0.00
Can parameters be variable	0.00
Can I add a module in a package? Or how to write relative modules?	0.00
UVM error when using multiple sequencers using for loop construct	0.00
Functional Coverage for Verilog based TB	0.00
Illegal output or input port connection	0.00
What is doing kill() in the examples code	0.00