StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 2 3 4 5 6 ... 27

Title	Δ
Reg data type in verilog	-0.09
dumping vcd files in Modelsim simulations	0.00
multi dimensional array ports support in icarus verilog	0.00
System Verilog Conditional Type Definition	-0.03
Constant padding in Verilog	-0.57
What is the Difference Between the integer and reg Variable Types i...	0.00
Verilog: Can two always blocks be merged into one always block?	-1.64
What is the diffrence between Non-Consecutive GoTo Repetition Opera...	0.00
Constant value in verilog	0.00
Floating point square root in Verilog	-0.31
Can someone explain this strange systemverilog constraint behavior?	0.00
Is there a systemverilog method to check the time granularity?	0.00
systemverilog : tri0 vs pulldown - is there any difference?	0.00
What is the purpose of the "begin : u" after the for loop?	-2.34
can we use $random in system verilog with seed argument?	0.00
how to get the size of a parameter/number in bits?	-2.51
One IMP_PORT connected to multiple EXPORTS	0.00
How to properly implement a time delay in a SystemVerilog module th...	0.00
systemverilog unpacked array concatenation	-0.61
Verilog - "timescale"	0.00
Why inheriting a constant variable in systemverilog does not work	0.00
Function of [$] operator in system verilog in declaring objects of...	0.00
Big multiplexer with for loop in Verilog	0.00
system verilog top configuration using `ifndefine	0.00
Which way to describe uart interface modports?	0.00
System Verilog Generate - Unable to access local busses in previous...	0.00
verilog $time based clock period	0.00
What is compile in Verilog?	-0.61
What is the counterpart of VHDL data type integer in systemVerilog?	-0.37
What is the difference between uvm_component parent = null, uvm_com...	0.00
Way to have a function like urandom_range(); which will return uniq...	-0.11
Verilog Behavioral Modelling: syntax error, unexpected end	0.00
Merging associative arrays	0.00
T flip flop won't produce outputs	+0.39
uvm configure_phase is never called	0.00
SystemVerilog: virtual modules verse virtual interfaces	+0.38
How do I cast to longint unsigned in systemverilog?	-0.62
What is wrong with the syntax in this assign statement?	0.00
what does "virtual" mean when applied to a SystemVerilog...	+0.93
I'm getting the following error when compiling in Quartus: Erro...	0.00
Why does inlining a Verilog arithmetic shift turn it into a logical...	+0.39
Include guards in SystemVerilog	-0.30
Illegal redeclaration of 'synaptic_core'	-0.11
What is the colon (:) expression in verilog structure assignment pa...	-0.61
How to pass ifdef defines to a .f file	0.00
Is it possible to make a task call inside wait statement in system...	-0.11
How to properly declare an N-dimensional queue inline in SystemVeri...	0.00
How to ignore one or more output bus pins for a module instantiation	-0.53
Factory overriding parameterized class in UVM	0.00
How to correctly test that expressions match after a delayed assign...	+0.39