StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 4 5 6 7 8 ... 27

Title	Δ
Coverage for a bus with struct type	0.00
Verilog and condition for Always block	0.00
How to pass signal name through $value$plusargs in system verilog	+1.47
could you help me undrstand the parrallelisme in VHDL?	0.00
replace `define with let construct	+1.49
systemverilog packages, macros and scope	0.00
Applications of using ! vs ~ in loop conditions	0.00
Determinism in Verilog; Event Controls	0.00
Is there a difference between always begin vs always blocks?	0.00
Bitwise operation between scalar and vector	0.00
The way simulation in Verilog/vwf define assignment	0.00
What does the (*) symbol indicate in an always block in Verilog	0.00
Force internal signal of a module - Verilog	0.00
Implicit net-type declaration and `default-nettype	0.00
How to write verilog code if one input has the same value as one ou...	0.00
event control "@" in systemverilog in uvm defined AFTER a...	0.00
Understanding the Verilog Stratified Event Queue	0.00
How to store return value from $system("...") call in Sys...	-2.34
System Verilog DPI Checker masking 128-bit value	0.00
== operator in assign statement (Verilog)	0.00
How to match `an array of struct` with `arrays of signals`? (unpack...	0.00
Detect timescale in System Verilog	0.00
Determine whether a binary number is of power of two in verilog code	0.00
What does [N - 1:1] mean in system Verilog?	-0.62
Do outputs declared in output and reg both have to have number of b...	0.00
External Pullup in Systemverilog Interface	0.00
Verilog addition unexpectedly results in x	+1.50
Array of parameters in systemverilog	-1.06
filter bins in systemverilog transition functional coverage	0.00
Access enum name in Systemverilog	0.00
How does Verilog interpret multiplication by a single bit?	0.00
Both active and reactive UVM agent	0.00
UVM DPI-C function import	0.00
Can a constraint of randomization be in child class while it has be...	0.00
creating a constant vector of variable width in verilog	+1.51
Alternative of "can not set both range and type on function de...	0.00
How can we put an integer variable into a task string?	0.00
System Verilog: ref class member	-0.11
Non blocking statements with delays	-2.40
ERROR VCP2020 when trying to wrap a task inside a macro function	0.00
How to check if a file is empty in VERILOG?	0.00
Dynamic arrays in Struct in DPI-C	0.00
How to restrict a cross point bin based on the sum of crossed cover...	0.00
Syntax checking with iverilog	0.00
Is there a way to 'map' arrays in systemverilog?	0.00
SystemVerilog memory with 32'hFFFFFFFF top address fails	-2.14
Use cases for Passing class members as arguments to randomize() fun...	0.00
Using function inside constriant block	+1.21
How can I randomize value of a variable between -5 to 21 without us...	0.00
Declare a port in Verilog where some bits are inputs and some are o...	+0.94