StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 5 6 7 8 9 ... 27

Title	Δ
if you have a long signed array, can you break it up using wires?	+1.61
Casting (convert) structure to array of bits: bit-stream type error	0.00
How to compare negative numbers (2's complement) in verilog?	0.00
How can you output a constant value in Verilog?	+1.63
Do synthesis results differ between packed and unpacked arrays in S...	+1.24
What is the maximum wire bit-width in verilog/system verilog	+1.15
Accessing internal modules(tb.dut.a.b) apb interface at top tb level	0.00
Is signed type valid for each element using typedef + packed array...	+0.39
How to give input to a task	-0.09
How to phase clock in system-verilog?	+0.39
How to print system verilog coverage bin value at end of simulation?	0.00
How to make a signal stable for quite some time in the assertion	0.00
Does a Verilog event control block execution of a procedure?	0.00
What is the difference between a wait statement and using a while l...	0.00
Type erasure in SystemVerilog / DPI	0.00
Verilog tranif1 nmos simultion speed	0.00
Why do we need put_export and get_peek_export for uvm_tlm_fifo?	0.00
What is the purpose of the padding_width in verilog?	0.00
SystemVerilog feature "reg" encountered in Verilog context?	+0.39
When do we need wand/wor in Verilog?	0.00
Const object handle as argument in function	0.00
Verilog always block execution during startup	0.00
How do I setup a counter to count seconds using Verilog	-2.40
Problem with wait_order in Modelsim - unexpected keyword	0.00
Clean way to truncate result of addition or subtraction	-1.12
Merging events doesn't trigger both events	0.00
why reference parameters cannot be used inside fork join any/none i...	0.00
How to set a particular bit to 1 in an array of say 16 bits (15:0)...	+0.35
Semantics of Verilog >> operator applied to nets	0.00
What is the difference between interface signals and interface ports?	0.00
Can a sequential always block be triggered by a short pulse from a...	-2.52
How to properly handle zero bit width case?	0.00
How to specify height of waveform in Modelsim/Questasim?	0.00
How to set base test environment in order to use with inherit class...	0.00
How do I execute SystemVerilog code at garbage collection?	0.00
what will be the output of the following verilog code..?	0.00
How do I populate a dynamic array via uvm factory	0.00
Passing in modules as types	0.00
I am executing several fork-joins concurrently,I want one statement...	0.00
SystemVerilog assertion for primitive	0.00
Integer input of a Task in Verilog	0.00
How to dynamically generate module instance names in System Verilog?	0.00
Simulation never ends	0.00
How to run shell script in systemverilog file	0.00
What is relaxation technique of SV tran gates?	0.00
System function to read value of a signal	0.00
What does the line in bold mean regarding $monitor in Verilog?	0.00
Need work-around for "ternary operator" in VHDL constants	-0.60
Verilog For loop with no condition gives error , expecting operand	0.00
Verilog error :Assignment under multiple single edges is not suppor...	0.00