StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 2 3 4 5 6 7 ... 27

Title	Δ
Using SystemVerilog mailbox type as module IO	0.00
"Target of concurrent assignment or output port connection sho...	0.00
System Verilog typedef of typedef	-0.62
Read value of non-blocking update in current simulation time	0.00
Circular Buffer: Selecting Range of Indices that Include the Wrapar...	0.00
Verilog decoder when input is 'X'	0.00
How do we correctly exclude an {'1} value from a cover group?	-0.11
Does the ordering of index arguments matter when initializing memor...	0.00
reading n bytes from a binary file until end of file in verilog	+1.65
Is there a way to cast an SystemVerilog assignment pattern into a p...	+1.50
Parameterized interface in systemverilog	-0.31
How do I generate parameters dependent onf previous parameters in s...	+0.39
load 3D matrix with Verilog	0.00
SystemVerilog/Verilator WIDTH parameter and case structure indexing...	-2.70
Function optional parameters not in sensitivity list when called fr...	0.00
Gauss-Seidel real type relaxation in SV	0.00
System verilog bind assertion sequence with variable	0.00
Output of the function call in verilog is not clear. Please help me...	-2.55
most optimal way to implement special function registers in Systemv...	0.00
Verilog - masking using 1 bit input	0.00
Where to place the SystemVerilog interfaces, and how to name the in...	0.00
How to create an array of interface of different size in system ver...	0.00
Verilog - Getting a mismatch error trying to replicate output of an...	0.00
Efficient way to loop letters through 7-seg LEDs	+1.65
Is there a way to guard the creation of covergroup bins	0.00
Variable length register slices in Verilog	0.00
Array declaration difference verilog	+0.39
I have written verilog code for JK Flip Flop using primitive	0.00
Getting a handle to a derived class member using uvm_factory	0.00
Constant not recognized within systemverilog module	0.00
how to assign to genvar in verilog systemverilog?	0.00
Verilog HDL syntax error near "default", expecting "...	0.00
OVM: how to get test name in a class which declared inside the env?	0.00
Why are instantiated modules often given the net name "u"?	0.00
always @ (posedge clk ) not triggering as expected	0.00
Systemverilog, How to extend a struct?	0.00
Random pulse generation in SystemVerilog	0.00
Continuous Assignment of a net with Class member as driver	0.00
Array slicing in inside operator in system verilog constraints	+1.59
How to eliminate race condition on a variable in systemverilog?	0.00
why clk_o2 is x here?	0.00
Difference between 1 and 1'b1 in Verilog	-1.33
Why Clocking block is not blocking?	0.00
Parameterize parameters?	0.00
Can enum be made an output in systemverilog?	0.00
How to ignore values of an integer for a coverpoint?	0.00
SystemVerilog 2-bit register decoding problem	0.00
Unexpected result of Not operator in assignment	-2.37
SystemVerilog replace connection with UVC using bind	0.00
SystemVerilog how to perform one-hot masking	-1.84