StackRating
An Elo-based rating system for Stack Overflow
Answers and rating deltas for
Declare a port in Verilog where some bits are inputs and some are outputs
Author | Votes | Δ |
---|---|---|
dave_59 | 2 | +0.94 |
osama zeeshan | 1 | -1.59 |
Serge | 1 | -0.74 |
Last visited: Dec 22, 2019, 3:27:20 AM