StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

What is the difference between using assign and always block for combinational circuit in Verilog?

Author Votes Δ
dave_59 2 +1.60
Serge 1 -1.60
Last visited: Nov 27, 2022, 9:27:33 PM