StackRating
An Elo-based rating system for Stack Overflow
Answers and rating deltas for
Verilog: How to delay an input signal by one clock cycle?
| Author | Votes | Δ |
|---|---|---|
| Morten Zilmer | 2 | -0.10 |
| e19293001 | 2 | +0.79 |
Last visited: Jan 12, 2017, 5:47:21 PM