StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

e19293001

Rating
1508.19 (86,971st)

Reputation
1,381 (117,287th)

Page: 1

Title	Δ
Verilog: How to delay an input signal by one clock cycle?	+0.79
How to check data one cycle later in Verilog?	-4.23
Multiplier 4-bit with verilog using just full adders	0.00
Does not work as before Verilog initial construction in ModelSim Al...	+0.41
how can I control the signal in two always block	0.00
How to handle the output and input bus trans by one input in verilog?	0.00
Simulating Rics-v verilog	-2.14
Verilog test bench state diagram	0.00
Embedding perl in verilog	+0.06
How is a verilog function translated to hardware	+3.80
1-instruction delay of branching in Verilog implementation and sync...	+3.78
How do I toggle a sample clock every n clock cycles?	+4.21
generating random numbers in verilog	0.00
Why isn't my test bench working?	0.00
Baysis2 Verilog - First Digit of 7 Segment Display Wont Work	0.00
Changing Counter target according to input	0.00
Gate Cost of 16 bit Ripple carry adder, and 16 bit (Two Level) Carr...	0.00
Verilog binary addition	0.00
XXX on output ports	0.00
C program only in two loops	+3.39
' << ' operator in verilog	+0.69
generating random numbers with limits	+1.03
comparing numbers to sort then get median value	-3.60
VHDL/Verilog related programming forums?	0.00
running shell commands with gnu clisp	0.00