StackRating
An Elo-based rating system for Stack Overflow
Answers and rating deltas for
I have written Verilog code for FSM based Serial Adder Circuit, but m getting some sort of syntax er
| Author | Votes | Δ |
|---|---|---|
| Greg | 1 | 0.00 |
Last visited: Mar 4, 2017, 6:34:05 PM