StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

Is Verilog code with disable named block operation synthesizable?

Author Votes Δ
dave_59 0 0.00
Last visited: Jan 8, 2018, 11:24:11 AM