StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Verilog slight drops in signal caused by clock change?
Author
Votes
Δ
nerdsley
2
+5.02
dave_59
0
-0.63
Last visited: May 27, 2018, 4:48:27 PM