StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dwikle

Rating
1551.36 (7,531st)

Reputation
5,542 (29,658th)

Page: 1 2 3

Title	Δ
Verilog equivalent of "wait until ... for ..."?	+3.76
Variable shift register in verilog	+0.00
How to translate a table driven CRC implmentation to a bitwise impl...	+0.34
How to monitor signal in SystemVerilog program block	0.00
system verilog /oop	+4.35
Verilog force different wire in task depending on input	+0.32
reuse the same rules for building different targets	0.00
Parameter 3 is not constant in call of system task $fwrite	0.00
Calculating number of lines with N or greater bits set	-2.67
verilog mux on clock edge	+3.95
Casting to System Verilog struct and referencing member	0.00
Verilog: Pass a vector as a port to a module	0.00
Verilog I/O reading a character	0.00
Alternative to search through a packed+unpacked array in systemveri...	0.00
What are "functions" starting with $ called, and where ca...	0.00