StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Karan Shah

Rating
1435.95 (4,534,948th)

Reputation
1,248 (128,185th)

Page: 1 2 3

Title	Δ
SystemVerilog Task inside Fork	-0.01
What are N and M parameters in a Baud rate generator?	+0.19
Verilog Ports in Generate Loop	0.00
How to use task in verilog?	0.00
Signal Result Implantation Connected To Multiple Drivers	-3.41
Structural 2-1 mux fails during elaboration	0.00
Entries in Verilog always sensitivity list	+3.87
Verilog Subtraction and addition	+0.05
Verilog debug 8-1 Multiplexer by gates	+0.01
system verilog interface with function	0.00
Systemverilog: Is there a way to make signal unique in macro instan...	-3.50
Attaching UVM Analysis Ports Hierarchically	+4.56
Is this code structure going in the right direction?	+4.51
SystemVerilog wait() statement	+0.61
How do I get a handle to the UVM factory?	-4.03
difference between std::randomize and class based randomize	-2.01
Inconclusive Assertion in Synopsys VC Formal	0.00