StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Peter Cordes

Rating
1575.42 (3,453rd)

Reputation
156,434 (349th)

Page: 1 ... 29 30 31 32 33 ... 92

Title	Δ
About the RIDL vulnerabilities and the "replaying" of loads	-2.31
What is the meaning of Perf events: dTLB-loads and dTLB-stores?	-2.34
what is the use of MOVMSKB operation?	0.00
Intel IACA analyzer alters assembly?	0.00
Do computer/cpu really understand(binary)?	-0.56
Is it possible to get LLVM-IR from Assembly file?	0.00
Summing vec4[idx[i]] * scalar[i] with YMM vector registers	0.00
GCC code that seems to break inline assembly rules but an expert be...	0.00
How do debuggers keep track of the mapping between C code and assem...	+0.38
How can gcc generate assembly which can set up stack frame with ENT...	0.00
How do old CPUs execute the new ENDBR64 and ENDBR32 instructions?	0.00
Is there anything special about -1 (0xFFFFFFFF) regarding ADC?	0.00
How do you use printf in x86 assembly in Visual Studio 2017?	+2.09
Load Halfword into register	-0.62
Why does the vhaddps instruction add in such an involved way?	+0.40
How to accurately measure cpu time of a function that returns value...	0.00
how to sum two matrices element by element?	+0.36
multilevel SSH connection with VTune Amplifier	0.00
what does STREAM memory bandwidth benchmark really measure?	+0.54
Cache Implementation in Pipelined Processor	0.00
Regarding instruction ordering in executions of cache-miss loads be...	0.00
Why is this benchmark code for linear and binary search not working?	-0.64
x86 Assembly EIP Value not displaying in readable format	0.00
Cache coherence literature generally only refers store buffers but...	0.00
loop 0xb7 assembles but won't link	0.00
Including the correct intrinsic header	0.00
How to properly use malloc function in arm assembly for opening fil...	0.00
SSE: shuffle (permutevar) 4x32 integers	+0.46
Why is the order of arguments on stack is in such order that the fi...	0.00
Multiply 64-bit integers using .NET Core's hardware intrinsics	0.00
How can I speed up this insertion sort? (inline asm in C)	0.00
How and where to end this finite state machine program working?	0.00
Error while making a while loop program in MARS ".asciiz is no...	0.00
MARS user input: How do I echo asterisks from user input?	0.00
Why can the MESI protocol not guarantee atomicity of CMPXCHG on x86...	0.00
What is the differences between swap space and cpu cache?	0.00
How to compare a '/0' character without it converting to &#...	0.00
Iterating over string with register	0.00
GRUB2 and a custom File System	0.00
what are writing policies of L1 and L2 cache in cortex-A53?	0.00
How do I end a string in '<Carriage Return> <Line Feed...	0.00
How can one make this dynamic bit range code GCC compliant for 64 b...	0.00
Integer overflow on multiplication - compiler bug?	+1.87
Can a page fault handler generate more page faults?	+0.96
How to convert Turbo-C far-pointer assignment and dereference to x8...	0.00
How to write a custom bootloader for mac systems?	-2.47
GNU C inline asm input constraint for AVX512 mask registers (k1...k...	+1.77
How do I correctly use ADDIS and ADDI to sum a 32 bit constant dire...	-2.49
Adding an offset to a memory address	0.00
clang assembler error: ambiguous operand size for instruction	0.00