StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Peter Cordes

Rating
1575.42 (3,453rd)

Reputation
156,434 (349th)

Page: 1 ... 31 32 33 34 35 ... 92

Title	Δ
Why do Compilers put data inside .text(code) section of the PE and...	+0.43
How do I compensate for not having a "quiet" machine when...	0.00
How do I reduce execution time and number of cycles for a factorial...	+1.38
Imagining two types of boolean pairs within the same language witho...	-1.71
Ways to save data for later use mips assembly	0.00
What does movslq do?	0.00
rcu_read_lock and x86-64 memory ordering	0.00
Why is this code 6.5x slower with optimizations enabled?	-2.25
How to declare an array with size indicated by the user in nasm?	+0.37
How to correctly implement multiply for floating point numbers (sof...	+1.44
Assigning pointers to atomic type to pointers to non atomic type	-1.70
how can I get clang to vectorize a simple loop?	+0.38
Why is this specpoline not working on Kaby lake?	0.00
How to perform right shift in Y86-64 (or other toy ISAs with ADD +...	+0.28
Is there advantage of reading data without using pop operation?	+1.56
Why does MSVC debug mode leave out the cmp/jcc for one empty if() b...	0.00
How to call a subprogram inside of another subprogram?	0.00
How can assembly language makes computer with specific cache design...	0.00
Why can't we directly reference a memory address using the esp...	+1.62
Print from 1 to < user input in emu8086	-1.40
Is movsbl near ret good for performance?	0.00
Why do we have to dereference stdout here?	0.00
gdb cannot access memory at value-type variable	0.00
Encouraging the CPU to perform out of order execution for a Meltdow...	0.00
Simd matmul program gives different numerical results	0.00
How can I return an array from a MIPS procedure?	0.00
Does processor stall during cache coherence operation	+1.73
What will happen if .space is exceeded in MIPS?	0.00
Can I change the 4KB size of the page in x86 processor? Why?	-2.36
The consequences of changing perf_event_mlock_kb	0.00
Can't add two 32 bit numbers on MIPS	0.00
What's the size of a QWORD on a 64-bit machine?	0.00
32-bit / 16-bit signed integer division without 32-bit registers?	-1.44
Converting Malware Code or Benign Code to Gray Scale	0.00
How can I implement if(condition1 && condition2) in MIPS?	0.00
Alternative for sw MIPS instruction	0.00
Can a boost::lockfree::queue be checked for full?	0.00
How does the VIPT to PIPT conversion work on L1->L2 eviction	0.00
Are rdi and rsi caller saved or callee saved registers?	0.00
how can I pass 10 arguments in MIPS?	0.00
Xcode Apple Clang enable avx512	0.00
How can I find the last 0 on an array in nasm?	0.00
In x86 assembly, when should I use global variables instead of loca...	0.00
What is the purpose of ADD BX,2 in this code?	-2.49
xv6: reading ticks directly without taking the ticks lock?	+0.39
Test for all true bits being adjacent	+2.02
MIPS assembly a simple for loop (2)	0.00
How is the bootstrap processor (BSP) selected on Intel ring and mes...	0.00
Why did IEEE754 choose 11 exponent bits for double aka binary64?	0.00
Linking a program using printf with ld?	0.00