StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

IWantAnalogHDL

Rating
1505.45 (132,245th)

Reputation
306 (405,542nd)

Page: 1

Title	Δ
Verilog: functionality like always & synthesizable	+0.42
Verilator, turn off linting for a file	0.00
Verilog Register to output	+0.03
Verilog branch instruction MIPS	+4.09
What does #`DEL mean in verilog?	+0.10
Parameterized number of cycle delays in verilog?	+3.96
Verilog how to use input and output of submodule inside always block	-3.15