StackRating
An Elo-based rating system for Stack Overflow
Answers and rating deltas for
Verilog how to use input and output of submodule inside always block
| Author | Votes | Δ |
|---|---|---|
| Tim | 2 | +0.39 |
| IWantAnalogHDL | 0 | -3.15 |
Last visited: Sep 14, 2014, 5:07:29 AM