StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Paul A. Clayton

Rating
1537.08 (13,351st)

Reputation
3,320 (50,875th)

Page: 1 2

Title	Δ
Aarch64 what is late-forwarding?	0.00
Is the CPU cache line size modifiable? and how is data transmitted...	0.00
Hyper-Threading data cache context aliasing	0.00
Is there any difference if you where to rearrange the memory addres...	0.00
Way prediction in modern cache	0.00
Is there such thing as a semi-shared cache?	0.00
TAS instruction	0.00
Why are std::hardware_con/destructive_interference_size different?	0.00
difference between Virtual address and Modified virtual address in...	+3.77
Why pipelining cannot operate at its maximum theoretical speed?	0.00
Why is the Branch Target Buffer designed as a cache?	+0.59
Cache Line Format/Layout	0.00
How does MIPS r10000 fetch hide instruction cache latency?	0.00
Is there any architecture that uses the same register space for sca...	+4.62
Is TLB used at all in the instruction fetching pipeline	0.00
What specifically marks an x86 cache line as dirty - any write, or...	+4.38
which is optimal a bigger block cache size or a smaller one?	+0.46
CPU cache: does the distance between two address needs to be smalle...	+4.42
Statistics of CPU read versus write instructions ( including readin...	0.00
Are multiple clock domains common in modern processors?	0.00
Instruction Completion Rate Vs. Instruction Throughput Vs. Instruct...	0.00
Multi-thread process on multi-core or single-core double the speed?	-3.44
Why aren't out of order CPUs troublesome?	+3.82
Architecture and microarchitecture	0.00
MIPS R4000 Latency and Initiation Intervals	0.00
How to snoop a virtually-addressed cache using a physical address	0.00
Faster cpu wastes more time as compared to slower cpu	-0.82
Is that true if we can always fill the delay slot there is no need...	+3.53
Upating page table when an entry is evicted from TLB	0.00
If the number of fetched instructions per cycle is constant for out...	+2.76
What are shadow registers and how are they used?	0.00
CPUs not like humans? 0 + 0 not easier than 10E12 + 9E15?	-0.73
CPU new features enabled in Linux kernel	0.00
Reference material for uops?	0.00
Does a branch misprediction flush the entire pipeline, even for ver...	+2.49
What happens to the cache-lines for a page when the page is swapped...	0.00
Relation between higher CPU frequency and thrashing?	0.00
Why can pointer chasing in double-linked list avoid cache thrashing...	0.00
memory segments and physical RAM	+0.42
Filling up Delayed Branch slots	0.00
CPU registers width, and memory addressing (32-bit or 64-bit)	0.00
Is it necessary to flush write combine memory explicitly by program...	0.00
Does a cache line flush access the TLB?	0.00
Addressing modes on assembly instructions	0.00
CPU cycle speed	0.00
How does the branch predictor know if it is incorrect?	0.00
With variable length instructions how does the computer know the le...	-0.60
Do CPU usage numbers/percentages (e.g. Task Manager) include memory...	0.00
What is a "Logical CPU Core"	+3.41
How is an LRU cache implemented in a CPU?	0.00