StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

wilcroft

Rating
1528.09 (20,367th)

Reputation
1,423 (114,253rd)

Page: 1 2

Title	Δ
VHDL Audio Project	0.00
positive level sensitive latch modeling	0.00
Error (10663): Verilog HDL Port Connection error at DSD_Project.v(3...	0.00
How to use multiple Verilog files in Quartus	-0.48
What is difference between soft core on NIOS and hard core?	-0.33
Verilog code with wrong waveform (Mutliplier Circuit)	0.00
What is the maximun amount of LPM_DIV that I can generate in a proj...	0.00
Timing analysis for shortest path for hold violation	-0.87
Quartus II state machine, assign number to specific bits	0.00
Coding state machine table (Verilog HDL)	0.00
16-bit adder from 4-bit Carry Look Ahead (CLA) - Cout from Block Ge...	0.00
Making a full adder in Verilog	0.00
How can I make 1 cycle self rising signal in verilog?	0.00
I want to implement a circuit in my DE1-SOC based on the SDRAM, whe...	-0.34
Concatenation of Array at Output Verilog	+3.44
What does \|variable mean in verilog?	-1.61
Verilog code 2 errors i can't find: Would be grateful for an ex...	0.00
how to calculate fractional part of a floating point number in veri...	0.00
XOR signal in verilog	0.00
Simulation results don't match Synthesis schematics	0.00
Interface to an8-digit seven-segment display	0.00
Sum of Values based on bits enabled Verilog	+3.23
How to implement time delay into Verilog FSM	0.00
Concatenation of RAM bits in Verilog	0.00
A net is not a legal lvalue in this context [9.3.1(IEEE)]	+3.76
verilog HDLCompiler 806 error near <=	0.00
Xilinx:Reading from BRAM	0.00
Modules in Verilog: output reg vs assign reg to wire output	+0.07
Issue with SystemVerilog for loop having non-blocking assignment?	+4.07
What are N and M parameters in a Baud rate generator?	-0.19
Always block instead of assign, simulated in FPGA	0.00
Simulation of Modelsim launching from Quartus doesn't work prop...	0.00
Programming help for Verilog beginner. Debugging in ISE	+3.90
Verilog - Getting immediate response from external memory	0.00
Rotating shift register with d flip-flops verilog	0.00
How to show some different kinds of pictures on fpga board by using...	0.00
Maximum clock frequency on DE1-SOC	0.00
nul value in text file when opening notepad++ causing reading issue	0.00
FSM Verilog - 1 pushbutton for both start&stop	0.00
Verilog if-else statements	0.00
Replacing case statement in Verilog	+0.87
how to pass vector to module without changing value?	+0.04
Verilog HDL doesn't allow assignment of the value of one intege...	0.00
Verilog Error: Object on left-hand side of assignment must have a v...	+0.17
Verilog wires being set to X instead 1	+0.17
object notation in verilog	0.00
Verilog D Flip Flop	0.00
Loading and displaying on VGA monitor a Background image in DE2-115...	0.00
substitute string character with a character from another string in...	-0.29
Loop over test patterns in Verilog testbench	0.00