StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

Modules in Verilog: output reg vs assign reg to wire output

Author Votes Δ
Greg 2 +0.43
wilcroft 1 +0.07
Michael 0 -3.52
Last visited: May 26, 2016, 8:28:31 PM