StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Chris

Rating
1509.72 (72,651st)

Reputation
2,821 (59,877th)

Page: 1 2 3

Title	Δ
RiscV jumps (j, jal) to wrong address (off by offset 2)	-1.23
Simulating a CPU design written in Chisel	0.00
Verilog codes of Riscv-Boom	0.00
Why the immediate offset in the riscv's JAL instruction has bit...	0.00
Porting word2vec to RISC-V.. potential proxy kernel issue?	0.00
Rocketchip (riscv) acclerator performance evaluation	0.00
Under Chisel 3, it takes 10 min to compile the Verilator generated...	0.00
How to add additional IO under certain condition to RoCCIO in Chisel	+4.09
What is the minimum RISC-V instruction set that runs GNU/Linux?	0.00
What is mm benchmark in RISC V benchmark suite	0.00
RiscV spec references the word 'hart' - what does 'hart...	0.00
Chisel building riscv-gnu-toolchain for Sodor	-4.13
Generating verilog for riscv-sodor	0.00
Syntax about chisel :Vec & Wire	-2.69
RISC-V: Why set least significant bit to zero in JALR	-1.73
Bit vector comparison in Chisel	+3.91
About the syntax of Chisel	0.00
Rocket core (riscv) timing not meeting	0.00
Where are the actual RISC-V instruction codes?	+3.82
Timing not met for Rocket core (RISC V)	0.00
Rocket core risc-v , Load and store at memory address not going thr...	0.00
RISC-V and Spike: some very basic questions	+3.96
"perf stat" returning <not supported> for all event...	0.00
ListLookUp in CHISEL	0.00
How to flush the data cache of RISCV rocket chip?	0.00
Retrieve RISC-V processor context after execution in FPGA	0.00
GPL'd RISC-V implementation?	+4.08
RISC-V 32bit Simulation with Spike failed with error	0.00
How to do a vector of modules?	0.00
Extending RocketChip register	0.00
riscv-gnu-toolchain downloading everytime while rebuilding process	0.00
How do you make a transparent latch in Chisel?	0.00
How to delete useless registers generated by Chisel verilog backend?	0.00
Segmentation fault when running binaries compiled using riscv64-unk...	0.00
How come Linux kernel interferes the execution of RISC-V custom0 in...	0.00
How to flush a ChiselUtil Queue?	0.00
Showing Chisel signals in VCD	0.00
Simulating added instructions in RISC-V without running application	0.00
How can I modify the tool chain to support multiplier only on RISCV	0.00
RISC-V Rocket Cache Coherence	0.00
Not sure about what the error messages are trying to convey	0.00
Rocket and Chisel - nothing happening in the emulator for assembler...	+0.00
Does ChiselHDL supports something like #ifdef (macro)?	0.00
How can I see the content of a float-point register on spike?	0.00
How to correctly generate a custom hex file to run on the RISC-V Ro...	0.00
How can I compile C code to get a bare-metal skeleton of a minimal...	+4.03
How to generate a hex file in RISC-V	0.00
Chisel switch statement doesn't appear to work in manner outlin...	-4.17
Chisel adding enable to a register that has a next field	+3.96
2 Questions about Risc-V-Privileged-Spec-v1.7	+4.18