StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 12 13 14 15 16 ... 27

Title	Δ
Usage of '.' inside `include directive	0.00
Virtual Interface in Config class	0.00
Configuration class for SV testbench	0.00
Systemverilog: Is it possible to treat a macro like an array that c...	+0.38
Is it possible to call export function in VPI callback	+1.37
How to find $plusargs with same string in different locations	0.00
systemverilog use array as port of module/function	+0.37
About drain time in UVM	0.00
Issue $urandom_rage having the same value in multiple systemverilog...	0.00
Difference between {a,b} == 2'b10 and a & ~b in verilog	+1.21
Assigning X in Systemverilog Enumerations	0.00
Verilog: bit slice vector twice	+1.29
Store reference to array/queue in SystemVerilog	+1.42
case statement with multiple cases doing same operation	-0.12
How to connect interface array port to a concatenation of individua...	0.00
Difference between accessing bits after initializing multiple-bit r...	0.00
I am getting error in verilog in modelsim "endmodule"	0.00
Verilog and drawing FSM from an interview	0.00
how to make Modelsim run another application	-2.53
Order of wire statements change behavior	0.00
Using wire and assign vs. wire in Verilog	0.00
verilog counter: use wrap outside of always block	0.00
What is correlation between clocking blocks and signal assignment	0.00
Regarding verilog always blocks	-1.52
How to change uvm verbosity for an object in component	0.00
Verilog If statement - Signal is not a Constant	0.00
syntax error (vlog-13069)	0.00
Avoid loop unrolling for executing sequential data transfer in veri...	0.00
Implementing hardware in verilog: = vs <=	-0.61
Counting high of p showing average on d	0.00
is nested @ supported?	0.00
How to create bit ranges with terms defined as logic	-0.12
Exporting task of an instantiated module	+1.58
single quote in front of bit concatenation in verilog	0.00
"Expecting a description" error in systemverilog when ins...	0.00
how to connect DV code embedded inside an RTL module to the testbench	+1.41
how to delay the beginning of a clock?	0.00
how to turn off excessive buffering when running modelsim interacti...	0.00
Read line from file every clock in verilog or systemverilog	-0.62
Same design in VHDL and Verilog. But different speed and resource u...	0.00
Should the packets generated from the system verilog generator modu...	0.00
Why assign statement is not updating with sum value?	0.00
How to check for unknown registers in verilog	+0.38
Sequential or Parallel: statements inside a begin end block under f...	0.00
Evaluation order for always blocks triggered within always blocks i...	0.00
SystemVerilog equivalent of VHDL record ports	0.00
Refer to only lower index in System Verilog	0.00
How are functions used in Verilog?	-0.54
In Verilog, counting and outputting the number of 1's in an 8bi...	+0.31
Concatenate signal names in systemverilog using macro	+0.32