StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 13 14 15 16 17 ... 27

Title	Δ
What is the difference between @(posedge clk) begin end.... and @(p...	0.00
Is Verilog code with disable named block operation synthesizable?	0.00
Parameter-dependent case statement in SystemVerilog	0.00
Overflow in SystemVerilog constraints	0.00
Converting Char "1" to hex "4'h0001"	0.00
Forcing multiple wires in design in SV/UVM	+1.41
Error in reading value from SV in C++ function using DPI	0.00
Verilog null/invalid slice ranges in unreachable evaluations	+1.42
Monitor Synchronization	0.00
Include files in verilog: compilation options for modelsim	-0.12
Delays in for loop	+1.92
SystemVerilog stringify (`") operator and line breaks	0.00
implementing inertial delay in multiple ways	0.00
Trying to assign an 18 input switch into six 3-bit variables in Ver...	-0.19
Failed to use "generate" for memory	0.00
Prepone Region in SystemVerilog	0.00
Vector assignment in Verilog	0.00
Converting a 2D array into 3D array in systemverilog	0.00
Systemverilog Mailbox and Queue	0.00
ASIC verification of a multiport switch	0.00
Array.sum() Gotcha	+2.17
Static integer in a class method shows unexpected behaviour	0.00
The best way to convert a real valued number to an integer value la...	0.00
Recommended order of input and output ports in Verilog module decla...	+0.48
What is `uvm_field_* macros for time datatype	0.00
how to find out the existence of a file in system verilog	0.00
Can events be passed by reference in Systemverilog?	+1.60
What is the purpose of register model in UVM?	-2.08
How to make an empty datatype or conditional field in SystemVerilog	-0.50
Always block execution at time zero	+0.39
Non-blocking assignment to ref parameter	0.00
SystemVerilog register design race avoidance	0.00
SystemVerilog TypeDef Can;t index object with zero packed or unpack...	0.00
System Verilog randomize address equal to 2 to the power off	+0.63
SystemVerilog looping through hierarchy	+0.39
Delay and rise/fall times in assign statements for real variables i...	0.00
Array of dynamic array of queue in SV	0.00
How to attach an UVM sequence with a particular sequencer?	0.00
SystemVerilog - Accessing Elements in an Array with $realtobits()	+0.39
How to implement Summation equation in SystemVerilog constraints?	0.00
fork..join in SystemVerilog	0.00
Dynamic casting in SV using $cast function and task	0.00
Why does the output always print j=5 in fork join_none?	+0.38
SystemVerilog Parallel Constraint	0.00
Verilog - what is the difference in use between vertical bar (\|) an...	+0.36
What is a difference between following two logic implementation fro...	0.00
SystemVerilog: unbased unsized literal in Concatenation	0.00
Verilog assigning multiple reg's or wire's to the same value	-0.64
How to iterate over a mailbox in SystemVerilog without removing its...	0.00
How to generate a duplicate random number sequence between SystemVe...	0.00