StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

Recommended order of input and output ports in Verilog module declaration

Author Votes Δ
Brian Magnuson 3 +4.49
dave_59 1 +0.48
Charles Clayton 0 -1.04
Last visited: Dec 12, 2017, 4:46:38 AM