StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Unn

Rating
1550.28 (7,850th)

Reputation
2,722 (62,081st)

Page: 1 2 3 4

Title	Δ
Does an operating system design for specific processors or all type...	+1.20
Testbench in verilog produces errors saying real expression is bein...	0.00
Implementation of simple microprocessor using verilog	0.00
Verilog RTL: Writing Digital data into predefined memory "addr...	0.00
How do you calculate modulo operation with real numbers in system v...	0.00
Verilog error in modelsim- near "=": syntax error, unexpe...	0.00
32-bit Divider in Verilog with Finite State Machine Control	0.00
Why am I getting this parenthesis error in Verilog?	0.00
file read using fgetc adds FF at the end	0.00
Trouble with carry in ALU (Verilog)	0.00
X value on flop enable equation	-0.69
Random vector generation in verilog	0.00
Converting finite state machine diagram to Verilog code	+2.49
Can't store output of SystemVerilog module in 2D array	0.00
Issue implementing a 4x1 multiplexer in verilog	0.00
multiple drive issue when receiving inputs from external source in...	0.00
Verilog task based TB issue	0.00
initialization makes pointer from integer without a cast	-0.56
Turning an ALU 1-bit into ALU 8-bit in Verilog	0.00
Difference between readmemb and $fscanf in verilog	0.00
Harris HDL example 4.13	0.00
How to make sure that the hardware generated in the FPGA is correct...	-3.59
some questions about DEFINE use method in NCVERILOG	+4.12
Controlling 4 motors using FPGA	0.00
Error (10219): Verilog HDL Continuous Assignment error at Mux.v(19)...	+3.10
I want to check for 'XX' in memory array using synthesizabl...	0.00
Implementing Top Module on ISE Xilinx14.7 verilog	0.00
verilog program counter syntax error	0.00
Data memory unit	+3.41
How to start a counter using a one clock pulse enable	0.00
How to initialize contents of inferred Block RAM (BRAM) in Verilog	+3.34
I want to Accumulate resulting values, but can't initialize the...	+3.56
Declaring task in same verilog file	0.00
Verilog ,cannot be assigned more than one value	0.00
0-999 counter in verilog	-0.51
verilog component value passing	0.00
4Way Demultiplexer circuit using Verilog	0.00
Resetting the output of Verilog code	0.00
What is wrong with this Verilog code?	-0.05
States are moving too fast, I use pushbuttons in basys-2	0.00
Using De2-115 board to run a project developed on a different board?	0.00
Verilog: if statement unexpected behavior	0.00
error trying to implement 32-bit adder	0.00
Verilog (register delay or mistake in code?)	0.00
Is both have the same meaning?	+3.61
Subroutines in Verilog (used by ModelSim)	+4.27
Passing values to module instance port through loops inside always...	0.00
Bitwise-or all fields in Verilog struct	+4.32
difference between the result of the sum in the always block and co...	0.00
Verilog coding errors	+3.85