StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Unn

Rating
1550.28 (7,850th)

Reputation
2,722 (62,081st)

Page: 1 2 3 4

Title	Δ
passing 'generate' statement while instantiating a module i...	0.00
Unable to read data input file in verilog	0.00
Using a file name string as a SystemVerilog interface parameter?	0.00
Verilog Case Block Concatenation Syntax	+3.83
Structural Verilog 8-Function ALU	0.00
hexadecimal seven segment display verilog	0.00
In Verilog, whether always @(*) expects the actions to be completed...	0.00
Error (10170): expecting "<=", or "=", or &q...	+3.74
Usage of Clocking Blocks in Systemverilog	0.00
How to create a data structure with depth 2kb and width of 32 bit i...	+0.02
How to run multiple testcases in verilog?	-0.11
Simulating simple boolean logic	0.00
Use of $writememh in for loop	0.00
Verilog Parameter overriding	0.00
Include a Verilog Header file using a Do file for Modelsim	0.00
Reading of hex file in testbench : Verilog	0.00
Verilog Testbench constant exp and pram compilation and simulation...	+3.89
How should I go about resetting my reset signal in Verilog?	-0.08
Verilog - Waiting for combinational logic to complete	0.00
Data path in Computer Architechture	0.00
How can i instantiate a module inside an if statement in verilog?	+3.91
verilog construct : expecting operand after case	+4.92
Non-blocking and blocking assignments don't work as expected	+4.15
How to prevent ISE compiler from optmizing away my array?	0.00
Disable Cache/Buffer on Specific File (Linux)	0.00
Using while loop inside a verilog always block	0.00
How to use structural unit?	0.00
Verilog: variable assignment to virtual interface?	+0.64
Option & type_option in System Verilog	0.00
is it good programming style to use infinite loop to scan and updat...	0.00
Number of Prime Implicant and EPI	0.00
Verilog not displaying output	0.00
Verilog pipeline	0.00
Verilog module instantiation	0.00
8 bit wide, 2-to-1 multiplexer verilog module	0.00
Datapath on CPU and cycles	0.00
for-loops in function	0.00
Verilog Code for specific kind of counter (Problems)	0.00
Implicit redefinition of parameters	0.00
Translate VHDL to Verilog	0.00
Is there a way to define something like a C struct in Verilog	+0.31
How do I print the point array with integers?	-3.68
I'm struggling with writing the truth table for this state diag...	0.00
describing clocked SR Latch with verilog	0.00
verilog generate instances from another module in always @(posedge...	0.00
Translating verilog behavioral level to register transfer level	0.00
Undefined Data Packets (verilog) seen in behavioral simulation	0.00
Keep specific bits from calculation	-3.84
Does incrementing a copied pointer increment the original also?	+2.62
Verilog for error while synthesizing	0.00