StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

scary_jeff

Rating
1566.79 (4,475th) 		Reputation
3,744 (44,863rd)
Page: 1 2 3
Title Δ
VHDL XST signal warning 0.00
Simulating a VHDL design using custom libraries 0.00
Odd VHDL Syntax error in a 2-to-1 mux -0.82
Where can I find a list of the ModelSim error codes? 0.00
ISIM signal assignment delay +4.37
VHDL Syntax error near "procedure".Formal crcreg of mode... 0.00
How can I write a large VHDL module and keep it readable? +1.27
Synplify: Asynchronous load of non-constant data for foo is not sup... 0.00
Infer 2d block RAM in VHDL for Xilinx vivado -0.21
actual must be a static name -- indexing vector in portmap 0.00
How many 5-input LUT functions are mappable to two cascaded 4-input... 0.00
How to create a record with an array field without defining a type... 0.00
How to write an integer to stdout as hexadecimal in VHDL? +3.37
I wrote a VHDL program for IEEE float ALU using IP - syntax error 0.00
vhdl error code 10500 for keywords already present 0.00
should signals in vhdl be signed/unsigned to perform arithmetic ope... +4.28
Testbench input 10500 Syntax Error 0.00
Testbench not working 0.00
Vivado doesn't acknowledge changes of testbench file +3.37
VHDL program doesn' t compile 0.00
8 bit error tolerant adder in vhdl .I have tried the codes availabl... 0.00
Indexing of original vector in a function in VHDL +3.38
VHDL Error "expecting begin" 0.00
Get attribute of a field from a VHDL record type +3.41
VHDL Order of options in case statement -0.49
VHDL "For" Loop Null Range 0.00
Why couldn't I convert this integer into a logic_vector? 0.00
Blind/ground unused testbench ports 0.00
Line 141. parse error, unexpected IDENTIFIER +3.72
VHDL: Indexing in component port map 0.00
Getting "No such design unit" from Vivado -4.23
How to map a port in VHDL? 0.00
VHDL - WAIT ON <signal> statement 0.00
Assigning Default Values 0.00
VHDL - test bench - generics +3.43
VHDL 'range => '0' command +0.88
VHDL test bench, configuration unit 0.00
VHDL concurrent selective assignment synthesis +3.62
vhdl signal default value +1.80
Using BUFG to drive clock loads +3.81
[VHDL]Why the need for an auxiliary variable in sum loop 0.00
using a vector in VHDL 0.00
Swap elements in an array - VHDL 0.00
How to convert a real number to integer while maintaining the sign... 0.00
Error: indexed name is not a integer 0.00
how to understand (clk'event and clk='1') 0.00
What to_unsigned does? +3.98
ERROR: Signal signal_led cannot be synthesized, bad synchronous des... 0.00
VHDL multiple std_logic_vector to one large std_logic_vector -2.30
Understanding types and subtypes vs. signals -0.08