StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Jonathan Drolet

Rating
1550.32 (7,843rd)

Reputation
2,857 (59,149th)

Page: 1 2 3

Title	Δ
VHDL optimization tips	-3.47
Add library to Vivado 2014.4	+1.09
Advanced verilog design analysis	-0.02
VHDL integer range inclusive? Difference in FPGA vs. simulation	0.00
How do you access a range of elements of an array in vhdl?	0.00
Or Reduce An Array of Vectors	0.00
VHDL multidimensional arrays: advices and good design practices	+0.64
How to compare signal to zero in vhdl?	0.00
VHDL Accumulator - Infix errors	0.00
Communication PC-DE0 Nano using UART	0.00
VHDL 8-bit counter	0.00
Unable to round up the output values	+3.83
File creation in vhdl	0.00
Read and Write from 2D array in VHDL	0.00
How do you declare a shared std_logic_vector in VHDL?	0.00