StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

alex.forencich

Rating
1490.47 (4,408,417th)

Reputation
947 (161,876th)

Page: 1

Title	Δ
Linux PCIe DMA driver	0.00
How to config adv7180 video decoder through I2c?	0.00
TX buffer of Multi-gigabit transceiver GTP	0.00
Creating a single ended clock from differential on board clocks on...	0.00
How can I output specific bitstream of data to a SFP+ NIC module?	0.00
bitfields location in struct	-3.36
Trying to use gettimeofday to find elapsed time in milliseconds	0.00
Why is this queue implementation in C giving segmentation fault?	+4.10
Hosting company uses IP scheme of X.X.X.X/~cpanelusername	0.00
0-999 counter in verilog	+0.51
FFT transform length in FPGA	0.00
How can I send a number from an arduino to an FPGA?	0.00
inout verilog protocol I2C	0.00
Embedding perl in verilog	+0.48
How is a verilog function translated to hardware	-3.80
Malformed statement Verilog	-3.87
D Flip flop using JK flip flop and JK flipflop using SR flip flop	+4.09
Calling modules in Verilog/using generate	0.00
Baysis2 Keyboard ports always high	0.00
Passing Memory in task : Verilog	0.00
Due to SelectIO banking constraints, the IOBs in your design cannot...	0.00
Why is my design compiled by Quartus II successfully but no logic u...	0.00
instantiating a module inside an always block	-3.09
Simulated Verilog Outputing all X's.. I've been very careful with R...	-2.48
If statements causing latch inference in Verilog?	+2.10
Verilog 8bits to X and X to 8 again	0.00
Python instrument drivers	-4.22
PyVISA and Kethley 2701 can only get results from one channel	0.00
Linux implementation of VISA API	0.00
Python code to generate part of sphinx documentation, is it possible?	0.00
Standard Deviation for SQLite	0.00