StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Verilog disable Statement not Working but $finish works but it is not synthesizable?
Author
Votes
Δ
Morgan
0
+0.04
Greg
0
-0.34
Last visited: Sep 14, 2014, 5:07:29 AM