StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Verilog/VHDL - How to avoid resetting data registers within a single always block?
Author
Votes
Δ
Chiggs
2
+2.01
Morgan
2
+0.24
Ari
0
-3.94
Last visited: Sep 14, 2014, 5:07:29 AM