StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Leaving some bits in the port vector disconnected. Verilog module instantiation
Author
Votes
Δ
dave_59
1
+1.34
Serge
0
-1.34
Last visited: Jan 1, 2019, 8:55:20 AM