StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Why don't delays synthesize in Verilog?
Author
Votes
Δ
Oldfart
5
+2.48
dave_59
4
-1.81
Last visited: Jun 17, 2019, 2:59:36 PM