StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Answers and rating deltas for

Why do incomplete if statements create latches during synthesis in VHDL?

Author Votes Δ
Oldfart 2 +0.49
Giampietro Seu 1 +0.01
Daniil Smirnov 0 -3.89
Last visited: Oct 21, 2019, 3:17:49 PM