StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
How do I instantiate a module which has a reg port in Verilog?
Author
Votes
Δ
Unn
2
+1.85
Oldfart
1
-1.85
Last visited: May 14, 2020, 3:16:00 AM